INTRODUCTION
Adaptive antennas are currently being considered as a means to improve spectral efficiency of wireless networks [I] . They can be used to spatially separate different mobile user, by forming radiation pattern nulls at the interfering signals. However, the relatively high cost of adaptive antenna systems compared to non-adaptive antennas has hampered their commercial application. This paper investigates the feasibility of realizing an integrated circuit that implements a one GHz programmable analog phase shifter, an important building block of adaptive antenna systems. The programmable analog phase shifter is comprised of a 90' phase shifter, a variable gain amplifier, a summer and a digital-to-analog converter.
Prior to this paper, an endless phase shifter circuit in silicon technology, which operates in the UHF band, has been reported [2] . The underlying principle to realize the phase shift is similar to the one reported in [2] . The approach is to split the signal into two equi-amplitude quadrature signals. Then each signal passes through a variable gain amplifier. The ratio between the gains of the amplifiers determines the amount of phase shift. However, the 90 degree phase shifter was realized with a RC polyphase network [3] . This has the advantage of having a constant phase difference of 90 degrees over a couple of decades of frequency. The programmable phase shifter is controlled with an on-chip 6-bit digital-to-analog converter.
The next sections describes the basic principle to realize the phase shift and the circuit used to implement it. Section IV describes the test results performed om the circuit. The single-to-differential (S2D) converter splits the incoming signal into in-phase and anti-phase signal. The design of the 90 degree phase shifter, variable gain amplifier (A and B), and the digital-to-analog converter (DAC) follows.
111-A. 90 DEGREE PHASE SHIFTER
The 90' phase-shifter uses the RC polyphase network [3] shown in figure 3 . Its purpose is to split the signal into two differential equi-amplitude quadrature signals. This structure is preferred over the classic RC-CR filters, because its amplitude and phase to frequency characteristics are not as sensitive to the absolute values of R and C. Also, its amplitude deviation from the center frequency is minimal. The deviaton is less than 0.2 dB, within +20 % of the center frequency. For example, if the center frequency is 1 GHz then the 0.2 dB bandwidth is 400 MHz. This makes the circuit suitable for broadband signals such as spread-spectrum. A plot of the frequency response of the circuit is shown in figure 4 . The phase plot shows a constant phase difference of 90 degrees between I-phase and Q-phase over a few of decades of frequency.
-w e, Resistor RB reduces the current from transistors Q3, 44, Qs, and Q6. This topology helps improve the dynamic range of the Gilbert multiplier, by reducing the noise contribution of the base resistances of Q3-Q6. This allows an increase in the bias current of the differential pair, thereby improving the linearity of transconductors Q I and Q2.
The complete implementation of the two variable gain amplifiers with a summer is shown in figure 6 . The signal from the two amplifiers are summed through resistors RL. Current sources Ictlp, Ictln, Qctlp, and Qctln, which controls the gain of the amplifier, comes directly from a 6-bit currentmode DAC.
f f L h J Vout+ Voutt t Figure 6 . Variable Gain Amplifiers and Summer 111-C. 6BIT DIGITAL-TO-ANALOG CONVERTER The digital-to-analog converter is segmented into a 3-bit priority encoder [5] and 3-bit R-2R ladder converter as shown
5.3.2
in figure 7. The 3 most significant bit (MSB) is implemented in the priority encoder. The priority encoder ranks the switch according to the significance of each bit. The "on" state of the more significant bit has a higher voltage level compared to the less significant bit, the voltage levels differ by 0.2V from one level to the next. For example, bout5 has a "high" level of 2.1 volts compared to 1.9 volts for bout4. The ''low'' level are all the same at 1.5 volts. The currents from the priority encoder and R-2R ladder are combined to control the gain of the amplifier. Layout of the circuit was done in Mentor GDT using the Ballistic interface [6] . The circuit was fabricated in Nortel's 0.8um BiCMOS technology. The chip area is 1.36x1.46
mm2. This small size allows for 16 channels to be included in a single chip with a maximum of 8 mm on a side, which is a very reasonably sized chip.
The test set-up for measuring the time response is shown in figure 8 . The signal generator provides a lGHz sinusoidal signal to the input at a level of -3dBm. To illustrate the functionality of the circuit, the control bits are changed in order to obtain vectors A, B, C and D in figure 9 . The corresponding control bits are also shown beside each vector. The transmission coefficient (S21) of the programmable phase shifter is also measured withr a vector network analyzer. The S2, from the two output ports were measured separately and the data points were recorded. Since they are
5.3.3
differential signals, their difference was computed in Matlab. The control bits: qbit0, qbitl, qbit2, qbit3, qbit4 and qbit5, are turned "on" alternately, with ibit3 also "on" for all cases. Figure 11 shows the phase response and the power gain (IS2112) of the circuit. It is evident from figure 11 that the digital-to-analog converter is functioning, since the change in gain and phase is proportional to the significance of the bit. The more significant bit introduces more attenuation and phase shift. Finally, frequency response of the phase shifter is measured over a wide frequency range, and it is found that the amount of phase shift introduce by the circuit can be controlled within the bandwidth of 0.7-1.5 GHz. Table 1 shows the technological specifications of the circuit. V. CONCLUSION This paper investigated the feasibility of using silicon bipolar technolGgy to realize a 1 GHz digitally-controlled phase shifter. Feasibility was proved by a monolithic implementation of the variable phase shifter in 0.8um BiCMOS technology. The circuit was tested and the phase response matched simulation results. This circuit can be used to build a highly inexpensive adaptive antenna system. The area is small enough to allow 16 channels to be included in a single chip.
VI. ACKNOWLEDMENTS

